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ABSTRACT Switched capacitor (SC) dc–dc converters, which have traditionally been used for on-chip
power supplies, are now being considered for medium to high-power applications. This paper presents a
method for automatically synthesizing SC converters as well as deriving the expressions for their charge-
multipliers. Charge multipliers can be used to calculate important design characteristics such as converter
output voltage regulation, efficiency, and component current ratings, which can then be used to appraise
different topologies. However, whilst a full appraisal of converters also requires component voltage ratings,
this work is the first step in developing an automatic software tool that will employ a search-based algorithm
to generate optimum SC topologies for a given application. The method is based on the proposition that all
SC converters can be synthesized from a so-called ‘‘basic cell’’. The automatic derivation and solution of the
charge transfer equations for a traditional Fibonacci SC converter is presented as an example of the proposed
method, which is validated against existing analytic equations as well as a detailed Spice simulation. The
automatic calculation of the charge-multipliers for two other well-known SC converters is also demonstrated,
including a new, arbitrarily generated circuit, which again is validated against detailed spice simulations.
14
15
INDEX TERMS Switched capacitor circuits, dc-dc power converters, circuit analysis computing, circuit
topology.
I. INTRODUCTION16
Thanks to their inductor-less structure, switched capaci-
AQ:1
17
tor (SC), DC-DC converters are an ideal topology for on-chip18
applications and have been widely implemented in integrated19
circuits, for example power management in advanced chip-20
microprocessors [1]. However, SC DC-DC converters suffer21
from high impulse currents during charge transfers between22
the capacitors. This means that they have to operate at high23
switching frequencies or use large capacitors in order to keep24
converter transistor and capacitor conduction losses and peak25
current stress to a minimum [2]. This has mostly limited the26
use of SC DC-DC converters to low-power applications.27
An alternative approach is to operate SC converters in28
resonant mode, which eliminates impulse currents. Reso-29
nant operation can be achieved by adding small induc-30
tors to the structure of the SC circuit [3], [4], noting that31
this inductor plays no part in the step up/down process32
of the converter. Resonant SC converters also benefit from33
soft-switching operation which enables the converter to34
operate at high switching frequency, and results in lower35
capacitor energy-storage requirements and in general, a lower 36
equivalent output resistance [5]. 37
Resonant operation mode has made it possible to extend 38
the use of SC DC-DC converters to medium and high- 39
power applications. Therefore, they have been recently 40
considered for HVDC transmission, automotive and PV 41
industries [6]–[9]. In these applications, the essential require- 42
ment is for a compact DC-DC converter with a high 43
voltage-conversion ratio, for example voltage step-up from 44
wind-turbine to transmission voltages, battery to traction 45
drive and solar panel to the electric grid respectively. 46
The design of converters for these newmedium/high power 47
applications consists of optimising a number of conflict- 48
ing criteria, for example requirements for high efficiency, 49
minimising converter size/weight, the number of power 50
electronic switches, component voltage/current stress and 51
insulation requirements; in addition, easing manufacturing 52
costs through a modular design. Therefore, investigations 53
must be carried out to assess different SC DC-DC circuit 54
topologies – existing and newly devised - against these 55
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criteria.56
SC converters achieve voltage or current conversion by the57
dynamic re-configuration of several common SC cells. This58
is usually carried out between two phases which correspond59
to the charging and discharging of the cell capacitor respec-60
tively. The number of new topologies that could be synthe-61
sised to achieve the same voltage-conversion ratio depends on62
the magnitude of the voltage-conversion ratio itself. There-63
fore, in terms of carrying out investigations of circuits for64
applications with high voltage-step up ratios, such as HVDC,65
therewill bemany different topologies that for a given step-up66
ratio (a) exist and/or (b) need to be appraised. Consequently,67
it is desirable to develop a method that can automatically68
(a) synthesise and (b) appraise, SC circuit variants for a69
particular voltage-conversion ratio. This would include gen-70
erating the topologies and comparing their performance in71
terms of the criteria mentioned previously.72
A. AUTO-SYNTHESIS OF SC DC-DC CONVERTERS73
Auto-synthesis of a circuit from individual switches and74
capacitors, which does not include design rules, would lead75
to a large number of impractical circuits – for example capac-76
itors short-circuited through switches. Such an approach77
would correspond to a randomly generated netlist. Another78
method would be to consider the automation of existing79
synthesis techniques; unfortunately, there is no general and80
systematic approach to synthesise SC DC-DC circuits at the81
moment. Most of the existing SC DC-DC topologies have82
been devised in a manual, ad-hoc manner with many being83
a variation of the well-known Cockcroft-Walton and Marx84
generator [2]. The Cockcroft-Walton circuit is constructed85
from uncontrolled switches and is fed from anAC source, and86
therefore is classified as an AC-DC circuit and termed a volt-87
age multiplier. For DC-DC capability, these circuit must be88
implemented using at least semi-controlled switches. In [10]89
an attempt was made to formulate topology generation and90
analysis for these types of AC-DC voltage multiplier circuits.91
However, an algorithm to automate topology generation was92
not presented in the paper. Further work in [11], which was93
based on the method in [10], proposed a technique for the94
automatic generation of AC-DC voltage multipliers, with95
auto-appraisal being based on Artificial Intelligence (AI)96
decisions. Extending this method to SC DC-DC convert-97
ers becomes intractable due to the presence of controlled98
switches.99
In [12] a cell-based approach is proposed to synthesise SC100
DC-DC circuits. Here a number of so-called switching cells,101
each consisting of a well-formed circuit including a capacitor102
and a number of switches, are connected together to form103
a converter. Cell-based methods inherently include design104
rules into the auto-synthesis. However the method in [12] is105
restricted to a so-called cascade connection of cells, which106
means a large number of potential SC topologies cannot be107
generated. Furthermore, [12] has not proposed a method for108
auto-synthesis or appraisal.109
FIGURE 1. SC converter steady-state average model.
B. AUTOMATIC CIRCUIT APPRAISAL OF SC DC-DC 110
CONVERTERS 111
One of the key performance indicators to evaluate and com- 112
pare different SC converters is output equivalent resistance, 113
which is a topic of on-going research in this area. Circuit 114
averaging of SC DC-DC converters results in a model that 115
consists of an ideal DC transformer with a circuit topology 116
dependent turns-ratio n, followed by an output equivalent 117
resistance Req, as shown in Fig. 1 [2]. The equivalent resis- 118
tance Req is the key parameter for SC converters as it fully 119
determines its steady-state performance such as efficiency 120
and load regulation. Load regulation is important because in 121
general there is nomechanism for adjusting the output voltage 122
of an SC converter. 123
Different approaches have been adopted to calculate SC 124
circuit output equivalent resistance [13]–[16], some of which 125
have been automated. In addition, some methods give ana- 126
lytic expressions [13]–[15], where others give numerical 127
solutions [16]. In [16] state-space equations for the SC cir- 128
cuit are derived. These are then solved numerically in the 129
time domain to calculate output voltage and current, from 130
which the output equivalent resistance is obtained.Whilst this 131
method gives auto-appraisal, it suffers from long computation 132
run-times and needs an initial netlist description of the circuit. 133
It also requires the generation of the basic loop matrices 134
for the circuit to obtain the state-space equations [17], for 135
each charge/discharge phase. The algorithm for this method 136
is therefore very complex and difficult to implement in soft- 137
ware. In addition, the results are numeric, which for example 138
give no insight into how circuit performance depends on the 139
value of the voltage-conversion ratio. 140
Purely analytic methods of appraisal are based on deriv- 141
ing an expression for output impedance from conduction 142
losses. In [13], component conduction losses are calculated 143
based on their average current and analytical expressions 144
for output equivalent resistance are derived for both con- 145
ventional hard-switched and resonant SC converters. This 146
method is completely general with no restriction on so-called 147
fast or slow switching limits (FSL, SSL), which are related 148
to the converter switching frequency and have been defined 149
in [14]. However, auto-appraisal is not described in this paper. 150
In [14] itself, a systematic analysis method is developed 151
which provides expressions for output equivalent resistance, 152
but is restricted to the two modes of operation: FSL and 153
SSL. Again, there is no description of how the method could 154
be automated. However, the main feature of this method is 155
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the introduction of so-called charge-multipliers, which is a156
powerful concept that can be used not only to obtain output157
equivalent resistance but also the peak, average or RMS cur-158
rent ratings of components. Charge-multiplies, which were159
first introduced in [15], are governed by the circuit topology160
and are therefore derived using fundamental network theory161
methods [18]. A charge-multiplier is the ratio of the charge162
that passes through a component during either the charg-163
ing/discharging phase, to the charge that is delivered at the164
converter output over the full switching period. Whilst the165
automatic calculation of charge-multipliers was not presented166
in [14], the technique described would require a complex167
algorithm to construct the fundamental network matrices168
in order to automate the process. In addition, the method169
requires the automatic generation of the circuit netlist.170
The main disadvantage of previous work on auto-synthesis171
and auto-appraisal of SC circuits, as described above, is their172
complexity. This has meant that until now there has been173
no method to both synthesise and appraise SC DC-DC con-174
verters automatically. This paper addresses this problem by175
proposing that all SC converters can be synthesised from a176
so-called ‘‘basic cell’’, which is then used as the basis of a177
method for the automatic generation of SC topologies and178
their appraisal. This new method uses charge-multipliers to179
calculate figure-of-merit attributes such as converter output180
impedance and component current ratings, which can be used181
for auto-appraisal. However, for a complete appraisal of an182
SC topology, the component voltage ratings are also required.183
The automatic calculation of voltage ratings is not provided184
in this paper; nonetheless the proposed method can readily be185
extended to include them, as will be shown in a future paper.186
The ultimate aim of this work is to use the auto-synthesis187
and appraisal method in a search algorithm to automatically188
generate optimum SC topologies for a given application.189
This paper is therefore the first step toward this objective,190
describing a method that allows cell-based auto-synthesis and191
the automatic calculation of charge-multiplies. Component192
current ratings are used here as an example of a figure-of-193
merit that can be used as part of the appraisal process.194
The paper first describes how a circuit can be synthe-195
sised from the basic cell using a simple cell-connection196
matrix. A unique method of analysis for SC converters is197
then presented that uses cell-based, discrete state-equations198
to describe the operation of the converter. These equations199
are then solved recursively using a simple algorithm to derive200
charge-multipliers, which allows the current ratings of the201
converter components to be obtained in terms of converter202
output current and cell number.203
The so-called Fibonacci SC converter is used as an example204
of how the cell connection matrix is derived and how the205
proposed algorithm can be used to derive expressions for the206
converter charge-multipliers. These expressions are validated207
against existing equations that have been presented in [14].208
The algorithm is further validated against the results from an209
automatic implementation of the algorithm using MATLAB210
code, which numerically calculates charge-multipliers and211
FIGURE 2. (a) The basic Switched Capacitor cell, (b) convention used for
the direction of charge-transfer through a switch.
compares them against detailed circuit simulations using 212
Micro-Cap Spice software. The numerical validation is then 213
repeated for a number of other traditional SC converters. 214
Finally, the method is applied to a new arbitrary SC topology, 215
which was randomly generated using the cell connection 216
matrix. The generation of this new topology demonstrates 217
how easily the method can provide auto-synthesis. The 218
charge-multipliers are computed for this arbitrary topology 219
using the developed MATLAB code and results are again 220
validated against a detailed Spice simulation. 221
II. THE BASIC SWITCHED CAPACITOR CELL 222
The proposed basic Switched Capacitor cell, which is based 223
on the Addition cell introduced in [19], is shown in Fig. 2(a). 224
Note that the cell is capable of bi-directional power flow 225
depending on the implementation of the switches as transis- 226
tors and/or diodes – see Fig. 2(b). The convention for the 227
direction of charge transfer through a switch,1qSW, has been 228
chosen as shown in Fig. 2(b). Charge flow for the capacitor 229
follows the passive sign convention. 230
The analysis described here is for voltage step-up operation 231
of the basic cell from its left-hand terminals 1-3 to those on 232
the right, 4 and 5 as shown in Fig. 2. The terminals 1-3 are 233
then defined as inputs and 4 and 5 as outputs. However, it 234
should be noted that the results of the analysis also apply 235
to step-down operation, where the definition of inputs and 236
outputs is simply exchanged. In this paper, up-stream cells 237
are defined as those cells connecting to the input of another 238
cell and down-stream as connecting to its outputs. 239
The basic cell shown in Fig. 2 is denoted as the jth cell of a 240
total of N cells, which are inter-connected to form an overall 241
converter. The cell consists of three ideal switches, where the 242
red switch pair (S1, S2) are fed from a 50% duty cycle gate 243
logic signal gj and the green switch S3 is fed from its logical 244
inverse g¯j. For voltage step-up operation, the cell capacitor is 245
charged from a single, up-stream cell when the red switch pair 246
(S1, S2) are on and S3 is off, which corresponds to the switch 247
gate-signal gj = 1. Likewise, the cell capacitor is discharged 248
into down-stream cell(s) and/or the output terminal of the 249
converter when the switch states are inverted, gj = 0. A cell 250
is therefore characterised as having two distinct switching 251
phases, which correspond to the charging and discharging of 252
the cell capacitor. The sum of the duration of these two phases 253
is the total switching period, which is denoted Ts. 254
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FIGURE 3. General cell arrangement for an SC converter.
III. DERIVATION OF CHARGE TRANSFER EQUATIONS FOR255
A GENERAL SC CONVERTER256
The arrangement of a general N cell converter is shown257
in Fig. 3, where each cell is assigned a cell number258
j = 1→ N . The figure also introduces the converter DC259
input voltage source Vin, which has its lower terminal defined260
as ground. The output of one of the cells, which is usually the261
N th cell, is used to provide the output voltage of the converter,262
which is defined as Vo, with respect to ground. Note for step-263
up operation, thenVo > Vin. The outputVo is captured using a264
so-called Sample and Hold, switch/capacitor circuit as shown265
in Fig. 3, which is controlled by the global gate-signal g or its266
inverse.267
It is proposed that the inter-connection of cells for a partic-268
ular converter can be defined using a cell connection matrix c,269
c =
 c11 c12 · · · c1Nc21 c22 · · · c2N
c31 c32 · · · c3N
 (1)270
Where each element cij represents the cell number to which271
the ith input of the jth cell is connected. Each element in the272
cell connection matrix is an integer between 0 and N−1. The273
proposed cell connection matrix for defining SC converter274
circuits is a powerful technique that can be used to synthesise275
new circuits. Whilst a new converter could hypothetically be276
devised by simply filling the matrix with random integers,277
this would be a very inefficient method of automatically278
synthesising undiscovered circuits. This is because there may279
be many circuits that are generated where traditional design280
rules are violated, such as the creation of redundant cells.281
Redundant cells are those that do not contribute to voltage282
step-up/down of the converter. The proposed method there-283
fore implements the following design rule:284
SYNTHESIS RULE 1285
Input terminals 1 and 2 can only connect to terminal 4 of a286
single up-stream cell or the input DC voltage Vin, whereas287
terminal 3, can only connect to terminal 5 of a single up-288
stream cell or ground.289
This rule ensures that for step-up operation the voltage290
increases monotonically from cell-to-cell. This minimises the291
number of redundant cell connections. It also means that, for292
example in Fig. 3, the jth cell will connect to the k th cell.293
Following on from this rule: a zero entry in the cell connection294
matrix c is defined as the connection of inputs 1 and/or 2 to295
the supply voltage Vin, and input 3 to ground.296
In order to determine charge-multipliers for a circuit, the 297
charge transfer through a cell must be determined in terms 298
of the converter output charge transfer 1qo shown in Fig. 3. 299
The net charge transferred out of the jth cell outputs 1q4j 300
and 1q5j, shown in Fig. 3, can be found as the summa- 301
tion of the charge transfer into the inputs of higher poten- 302
tial cells, for example cell k which is shown in the same 303
figure. 304
As previously mentioned, the basic cell has a charging and 305
discharging state, and the active state is determined by the 306
logical gate control signal gj, which can have a value of 0 or 1. 307
The net amount of transferred charge from the outputs of the 308
jth cell during the gj state, which are denoted by q4j
[
gj
]
and 309
q5j
[
gj
]
in Fig. 3, are then given by the discrete state equations, 310
1q4j
[
gj
] = ∑
cxy=j
1qxy
[
gy
]
311
x = 1, 2 312
y = (j+ 1)→ N (2) 313
1q5j
[
gj
] = ∑
c3y=j
1q3y
[
gy
]
314
y = (j+ 1)→ N (3) 315
The relationship between the input and output charge transfer 316
state equations for the jth cell can be obtained by noting 317
from [14] that in the steady-state, the cell-capacitor charge 318
transfer over a switching period Ts is zero, or 1qCj
[
gj
] = 319
−1qCj
[
g¯j
]
. By inspection of the basic cell circuit it is then 320
found that the net amount of charge transferred to the cell 321
capacitor during state gj, denoted by1qCj
[
gj
]
is hence given 322
by, 323
1qCj
[
gj
] = −g¯j ·1q4j [gj]+ gj ·1q4j [g¯j] (4) 324
Circuit analysis is then used to find the cell charge transfers at 325
the input terminals, 1q1j
[
gj
]
, 1q2j
[
gj
]
and 1q3j
[
gj
]
shown 326
in Fig. 3, in terms of the charge transfers at the cell output 327
terminals, and after using (4) to eliminate 1qCj
[
gj
]
from 328
these equations, it is found that the cell input charges are, 329
1q1j
[
gj
] = gj (1q4j [gj]+1q4j [g¯j]) 330
1q2j
[
gj
] = g¯j (1q5j [gj]+1q4j [gj]) 331
1q3j
[
gj
] = gj (1q5j [gj]−1q4j [g¯j]) (5) 332
The analysis of a particular converter, which has a topology 333
defined by (1), then proceeds by solving equations (2)-(5) 334
in an iterative manner starting with the N th cell, which has 335
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output charge transfer1qo and working back to cell 1. In this336
way state-equations are obtained for each cell in terms of the337
converter output charge 1qo.338
Finally, the total charge transfer through each component339
over a switching period Ts can be obtained as follows: starting340
with the switches, charge is only transferred through a switch341
when it is closed, and from Fig. 2 it can be seen that this342
occurs when,343
• gj = 1 for S1 and S2344
• gj = 0 for S3345
In addition, since S1, S2 and S3 are connected to terminals346
1,3 and 2 of the basic cell respectively, the charge transfer for347
each switch is then,348
1qSW1j [1] = −1q1j [1]349
1qSW2j [1] = −1q3j [1]350
1qSW3j [0] = 1q2j [0] (6)351
Since the charge transfer through a switch is zero when it352
is open, then the total charge transfer during the complete353
switching period Ts, denoted by1qSW1j,1qSW2j and1qSW3j354
will be,355
1qSW1j = 1qSW1j [1] = −1q1j [1]356
1qSW2j = 1qSW2j [1] = −1q3j [1]357
1qSW3j = 1qSW3j [0] = 1q2j [0] (7)358
Note that a positive or negative value for 1qSW1j, 1qSW2j359
and1qSW3j in (6) indicates whether the switch can be imple-360
mented using a diode or a transistor. For unidirectional con-361
verters, based on the convention for the direction of charge362
flow through the switch shown in Fig. 2(b), if the value363
is positive the switch must be implemented as a transistor,364
otherwise a diode can be used. For bidirectional converters,365
1qo takes on both positive and negative values and therefore366
all switches must be implemented using transistors with anti-367
parallel diodes.368
The charge transfer into a cell-capacitor is equal and oppo-369
site during both the charging and discharging phases, there-370
fore the value of charge transferred to/from the capacitor over371
period Ts, denoted 1qCj is given by,372
1qCj = 1qCj [1] = −1qCj [0] (8)373
which represents the capacitor ripple current. The charge-374
multipliers for the circuit can then be obtained by simply375
normalising equations (6) or (8) by1qo. In this way, the out-376
put equivalent resistance of the converter can be obtained377
from these charge multipliers as described in [14]. The switch378
and capacitor average currents are calculated by dividing379
(6) or (8) by Ts. In addition, if the shape of the current380
waveform is known, then an expression for the ratios of381
RMS:average or peak:average can be obtained in order to382
calculate the component RMS or peak currents. In general,383
the waveform shapes consist of either a decaying exponential384
for a hard-switched converter or half-sinusoid for a resonant385
circuit as described for example in [13].386
FIGURE 4. Flowchart for the calculation of charge-multipliers.
An algorithm to calculate charge multipliers for auto- 387
appraisal of SC DC-DC converters, which is based on 388
the above analysis, is summarised by the flowchart shown 389
in Fig. 4. The algorithm is very simple and can be imple- 390
mented using a suitable software programming language such 391
as MATLAB. 392
In order to use this algorithm for a particular circuit, 393
the circuit topology needs to be pre-defined using the 3× N 394
connection matrix c and a Boolean vector of length N and 395
denoted by gc, which specifies whether a cell gate-signal is 396
connected to the global gate-signal g or its complement g¯. 397
This matrix and vector are the only inputs required to the 398
algorithm and the generation of these two inputs corresponds 399
to circuit synthesis. Circuit synthesis is carried out for either: 400
• Existing circuits: the circuit topology needs to be rep- 401
resented in terms of basic cells. The cell connection 402
matrix can then be generated manually by an inspection 403
of the relative interconnection of the cells. All of the 404
popular SC converters can be represented using the basic 405
cell. 406
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FIGURE 5. The Fibonacci SC converter.
• New circuits: in particular this corresponds to auto-407
synthesis using a computer algorithm. One method408
would be to fill the connection matrix with random409
integers, whilst following Synthesis Rule 1. In addition,410
random Boolean values can be entered into the gate-411
signal vector gc.412
Alternatively combining this method with auto-413
appraisal using an optimisation algorithm, would allow414
certain cost functions to be minimsed. For example,415
the minimisation of capacitor energy storage require-416
ments and hence converter size. This technique is being417
investigated further and will be presented in a future418
paper.419
IV. EXAMPLE – USING THE PROPOSED METHOD TO420
DETERMINE AND VALIDATE CHARGE-MULTIPLIERS FOR421
A FIBONACCI CIRCUIT422
In this section the well-known Fibonaccii SC circuit is used423
to demonstrate how the proposed method can be used to424
derive the charge multipliers for the circuit. First it is shown425
how the connection matrix c and gate-signal vector gc are426
derived. These are then used as inputs to the algorithm shown427
in Fig. 4. As a first-step in the validation of the proposed428
method, the algorithm is used to derive analytic expressions429
for charge multipliers, where it is found that the results are430
identical to those obtained previously by circuit inspection431
as presented in [2]. Secondly the algorithm was coded in432
MATLAB to automatically derive numerical values for the433
charge multipliers and additional validation of the method is434
provided by comparison with a detailed Spice simulation.435
A. ANALYTICAL DERIVATION OF CHARGE-MULTIPLIERS436
FOR THE FIBONACCI CIRCUIT USING THE PROPOSED437
ALGORITHM438
The voltage-conversion ratio for an N cell Fibonacci con-439
verter [15] is given by the Fibonacci Number,440
Vo
Vin
= FN+2 (9)441
The Fibonacci circuit can be implemented from the basic cell442
and is shown in Fig. 5, where it can be seen that the Fibonacci443
converter consists of a cascade connection of the basic cell.444
From this figure, input terminals 1 and 2 of cell j connect to445
the previous cell j − 1 so that c1j = c2j = j − 1. In addition,446
terminal 3 connects to ground so that c3j = 0. The complete 447
connection matrix c is then given by, 448
c =
 0 1 2 · · · N − 10 1 2 · · · N − 1
0 0 0 · · · 0
 (10) 449
For example, column 3 in the above connection matrix rep- 450
resents the 3rd cell of the converter and shows that input 451
terminals 1 and 2 – represented by row 1 and 2 – connect to 452
output terminal 4 of the previous cell 2 – see Synthesis Rule 1. 453
In addition, the gate control signal g and its inverse feed 454
every alternate pair of cells respectively, so that gj = ¯gj−1. 455
The converter output voltage Vo is taken from terminal 4 of 456
the N th cell using a sample-and-hold circuit. Terminal 5 is 457
unconnected for all cells so that the charge transfers at the 458
cell inputs will be purely a function of the terminal 4 charge 459
1q4j
[
gj
]
, hence following the algorithm and starting with the 460
N th cell, 461
1q4N [gN ] = g¯N1qo (11) 462
and then from (5) the N th cell input charge transfers are, 463
1q1N [gN ] = gN1qo 464
1q2N [gN ] = g¯N1qo 465
1q3N [gN ] = −gNqo (12) 466
This then continues with the N − 1th cell, then the N − 2th 467
cell and so on, such that in general for the jth cell it is found 468
that, 469
1q1j
[
gj
] = gj (1q1(j+1) [g¯j]+1q1(j+2) [gj]) 470
1q2j
[
gj
] = g¯j1q1(j+1) [g¯j] 471
1q3j
[
gj
] = −gj1q1(j+1) [gj] (13) 472
where it is observed from the first equation of (13) that 473
the transferred charge through the converter cells follows a 474
descending Fibonacci series. The transferred charge through 475
the individual switches and capacitor of each cell can then be 476
found from (7), (8), (12) and (13), 477
1qSW1j = FN−j+2 ·1qo 478
1qSW3j = 1qCj = −1qSW2j = FN−j+1 ·1qo (14) 479
Note that dividing (14) through by 1qo gives the charge- 480
multipliers for the circuit components, which can then be used 481
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FIGURE 6. (a) Micro-Cap Spice circuit schematic for the 3-cell Fibonacci SC converter (b) Cell sub-circuit schematic used in Micro-Cap
simulation.
TABLE 1. Connection matrix and gate signals for traditional topologies
and an arbitrary SC converter.
for example to evaluate the converter output resistance from482
the circuit parasitics [14]. These expressions are identical483
to those derived using inspection as detailed in [2], which484
therefore validates the proposed method. Finally, dividing485
(14) through by Ts gives the average currents for the com-486
ponents in terms of the converter output current 1qo/Ts,487
which can be used as a figure-of-merit if required for limited488
circuit appraisal against alternative topologies. As previously489
mentioned a full appraisal would also need to include voltage490
ratings, and the derivation of voltage ratings.491
B. NUMERICAL COMPUTATION OF CHARGE-MULTIPLIERS492
AND SIMULATIONS RESULTS FOR THE FIBONACCI CIRCUIT493
To automate the calculation of numerical values of charge-494
multipliers and provide further validation of the method,495
the algorithm shown in Fig. 4, was coded in MATLAB,496
for a 3 cell Fibonacci circuit, N = 3. The corresponding497
connection matrix array from (10) and gate-signal vector that498
are input to the algorithm are shown in Table 1. The charge499
multipliers calculated by analysis and by the MATLAB algo-500
rithm for the switches and capacitors of the jth cell, are shown501
in columns three and four of Table 2 respectively. In this table,502
the switch and capacitor charge-multipliers are denoted by503
FIGURE 7. Simulation results for current waveform for switch S1 of cells
1-3 in a 3-cell Fiboacci SC converter.
aSWi,j and aC,j respectively, i being the number of the switch 504
within a cell – see Fig. 2. 505
A detailed simulation of a 3 cell, hard-switched, Fibonacci 506
circuit was carried out in Micro-Cap Spice in order to further 507
verify the MATLAB results. This simulation included switch 508
on-state resistances of 20 m, output and cell capacitance 509
were 200 µF with an ESR of 10 m and the switching 510
frequency of the converter was set to 100 kHz with 500 ns 511
dead-time between the 2 switching phases. The input DC 512
voltage was 100 V and the load a 100 resistor. These values 513
represent typical parameters for a 3-kW residential PV SC 514
converter application. TheMicro-Cap schematic for the 3 cell 515
Fibonacci circuit is shown in Fig. 6(a) and the sub-circuit 516
schematic for each cell is shown in Fig. 6(b), where the 3 input 517
terminals 1-3 and the two output terminals 4, 5 correspond to 518
the basic cell of Fig. 2. 519
The current waveforms calculated using the Spice sim- 520
ulation for switch S1 of cells 1-3, denoted IS1cell1, IS1cell2 521
and IS1cell3 are shown as an example in Fig. 7. The 522
waveforms have the classic exponential decay that is a char- 523
acteristic of hard-switched SC converters. A numerical inte- 524
gration of these current waveforms over switching period 525
Ts for the switches and capacitors, as well as the converter 526
output current, was carried out in order to calculate the 527
charge-multipliers from the Spice simulation. These results 528
are shown in column 5 of Table 2, where it can be seen there 529
is very close agreement with the results from the MATLAB 530
algorithm, with errors being less than 1.5%. 531
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TABLE 2. Analysis, MATLAB and simulation results for charge-multipliers for different SC topologies with conversion ratio 5.
FIGURE 8. MATLAB and simulation results for switch S1 charge multiplier
of each cell for the Fibonacci, Series-Parallel, MMSCC and the Arbitrary
topology.
Since the fundamental principle for obtaining chargemulti-532
pliers is based on applying KCL equations to the basic-cell in533
the steady-state, the values of the charge-multiplies are inde-534
pendent of transistor dead-time and values of SC capacitance535
and switch/capacitor resistance. This was confirmed by re-536
running the simulations, with these parameters changed by537
an order of magnitude. It was found that the values of the538
charge-multipliers remained the same.539
To aid comparison of the MATLAB and Spice simulation540
results, bar charts showing the calculated charge multipliers541
FIGURE 9. Simulation results for input and output voltage of 3 cell
Fibonacci circuit.
are shown in the top graph of Fig. 8. The small errors between 542
the MATLAB and Spice results are due to the finite time-step 543
used in the Spice simulation. 544
The analytic expressions for the charge multipliers, which 545
were derived from the state-equations above (14), are also 546
included in Table 2 for comparison. It can be seen that there 547
is excellent agreement between the three methods – analytic, 548
MATLAB, and Spice. 549
An example that demonstrates the usefulness of charge 550
multipliers is the calculation of the converter output voltage 551
regulation. To verify the result, the value calculated from the 552
Spice simulation was first obtained from the converter output 553
voltage waveform shown in Fig. 9. 554
From (9), the step-up ratio for a 3-cell Fibonacci converter 555
is equal to 5, giving a nominal output voltage of 500 V. Under 556
load, the output equivalent resistance of the converter results 557
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FIGURE 10. Micro-Cap Simulation schematic for arbitrary generated topology based on the connection matrix and gate signals given
in Table 1.
in the voltage being slightly below this as can be seen from the558
zoomed in portion of Fig. 9, where Vo = 492.8 V . The the-559
oretical value of output resistance was then calculated from560
the charge multipliers using the technique described in [13].561
This gives a value of 1.38 using the MATLAB calculated562
from the values of charge multipliers shown in Table 2. With563
the 100  load used in the simulation this gives a predicted564
output voltage of 493.2 V , which compares very well with565
the Spice result. Unlike the calculation of charge-multipliers566
themselves, the output equivalent resistance is dependent on567
transistor dead-time and this explains the small difference in568
the calculation of voltage drop from theMATLAB simulation569
and the Spice simulation.570
V. ANALYSIS OF SERIES-PARALLEL AND571
MMSCC SC CONVERTERS572
The MATLAB algorithm was used to calculate the switch573
and capacitor charge-multiplier equations for twomore, well-574
known SC circuits namely the Series-Parallel and Multi-575
level Modular SC Converter (MMSCC) [20]. The number576
of cells for these converters was chosen to give the same577
voltage-conversion ratio as the Fibonacci converter F5 = 5.578
Table 1 gives the cell connection matrix and gate-signal579
vectors for these converters. The results from the MATLAB580
algorithm are again shown in Table 2, along with the charge-581
multiplier values calculated fromMicro-Cap Spice for valida-582
tion. Once more, it can be seen there is very good agreement583
between the MATLAB and Spice results with errors of no584
greater than 1.5%; these results are also shown by the two585
middle graphs in Fig. 8. The Spice simulation was also car-586
ried out for the resonant variant of these two converters and587
this again showed very good agreement with the MATLAB588
results.589
VI. SYNTHESIS AND ANALYSIS OF A NEW SC TOPOLOGY590
Finally, a completely random SC circuit topology was591
devised, which has the circuit topology shown in Fig. 10. The592
circuit was synthesised by simply filling the cell-connection593
matrix with arbitrary integers, whilst satisfying the design594
rule that was specified in section III. Since the circuit was595
generated randomly, it does not have any particularly attrac-596
tive features, which is to be expected. However, it does597
demonstrate the simplicity of generating new topologies598
using the proposed cell-connection matrix.599
The connection matrix and gate-signal vector for this new 600
circuit along with the calculation of its charge-multipliers are 601
shown in Table 1 and Table 2/ Fig. 8 respectively. Note that an 602
analytic expression for the charge-multipliers for this circuit 603
is intractable as it lacks a structure that can be defined as a 604
mathematical sequence. 605
VII. A QUALITATIVE, LIMITED APPRAISAL 606
OF THE CIRCUITS 607
The charge-multipliers shown in Table 2 also represent the 608
average component currents, normalised to the converter out- 609
put current. Since the voltage-conversion ratio is the same 610
for all the converters then so are their output currents. It is 611
therefore possible to make a limited, qualitative appraisal of 612
all four circuits presented in Table 2 based on current ratings: 613
• The components of the input cell of the Fibonacci and 614
Arbitrary converter have high average currents when 615
compared to the Series-Parallel and MMSCC circuits. 616
• The cells of the Series-parallel and MMSCC convert- 617
ers components have equal current ratings, offering the 618
potential for a modular design. 619
• The switches and capacitor of the Arbitrary converter all 620
have different current ratings within the same cell and 621
from cell-to-cell. This would be problematic for man- 622
ufacture since each cell would have to be constructed 623
from different components. 624
Since these results are based on the calculation of charge mul- 625
tipliers, a similar, limited appraisal could also be carried out 626
based on for example voltage regulation or efficiency. How- 627
ever, in order to carry out a direct comparison of converter 628
performance further converter attributes need to be included 629
such as converter size, which for example is influenced by 630
capacitor energy storage requirements. This metric is encap- 631
sulated by the total VA rating of the converter components, 632
which would require the calculation of the voltage ratings 633
of individual devices. This is the objective of the next stage 634
of this research, which then gives the possibility of auto- 635
optimisation of SC converter circuits. 636
VIII. CONCLUSION 637
This paper has presented a method for defining SC topologies 638
by proposing a basic cell topology along with a method 639
for defining their inter-connection through a simple connec- 640
tion matrix. By applying a single design constraint on the 641
inter-connection of the cells, this then allows for the auto- 642
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synthesis of SC converters, at the same time eliminating most643
of the redundant topologies that would arise through placing644
purely random entries into the matrix.645
The charge-multipliers for the SC converters are then646
obtained by solving the discrete state equations for the con-647
verter. This process can be implemented automatically using648
a simple recursive algorithm, which provides the charge-649
multipliers numerically. The charge multipliers can then be650
used to obtain the converter output resistance and compo-651
nent average, peak and RMS currents. The converter output652
resistance, efficiency and current ratings can then be used to653
give a limited comparison of the performance of different654
topologies; a technique termed auto-appraisal. A full com-655
parison would need to include for example converter size,656
which requires the calculation of component voltage ratings,657
for which the proposed method is also applicable.658
The proposed algorithm was described using the659
well-known Fibonacci converter as an example, and the660
results were validated against existing analytic equations as661
well as a detailed Spice simulation. The algorithm was then662
implemented in MATLAB script to demonstrate how the663
charge-multipliers for two other well-known converters –664
the Series-Parallel and MMSCC circuits could be calculated665
automatically. Finally, an arbitrary SC converter was devised666
using the proposed connection matrix method, and its charge-667
multipliers also calculated using the algorithm. Again, these668
results were confirmed using detailed Spice simulations.669
The method of analysis described in this paper can be670
used to automatically synthesise and appraise different SC671
converter topologies in order to search for an optimum circuit672
for a given application. Whilst this paper has shown how the673
method can be used to obtain charge multipliers for the calcu-674
lation of converter component current ratings, a future paper675
will include component voltage ratings. This then allows the676
VA rating of a converter to be established, so that a direct677
comparison of different circuits can be made.678
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